In this paper, we show how to integrate SAT-based techniques into the task of system synthesis by regarding the the problems: (i) feasibility check and (ii) evaluation of quality.
Introduction
SAT-based verification of electronic systems became very popular in recent years [3] . In this paper, we show that SAT-techniques are also applicable and helpful during the synthesis and the optimization of a system. Therefore, we must consider two questions: (i) How to represent specifications and (ii) How to quantify properties of embedded systems by boolean formulas? Thus, we will reduce the well known binding problem to the boolean satisfiability problem. Next, we show how to quantify the degree of fault tolerance of a system using quantified boolean formulas (QBFs). These problems correspond to typical subroutines often used during design space exploration. We will show by experiment that problem instances of reasonable size are easily solved by the QBF solver QSOLVE [2] .
Binding
To specify embedded systems, we use a graph-based approach. The behavior of a system is modeled by a so-called process graph. The vertices represent processes p ∈ P and the directed edges are data dependencies d ∈ D between processes. The architecture is modeled by a so-called architecture graph, where vertices correspond to resources r ∈ R and edges are directed connections c ∈ C. Mapping edges m ∈ M relate processes and resources, where m = (p, r) indicates that p may be executed on r.
The task of system synthesis can be formulated as: "Find a feasible binding β ⊆ M of the processes to resources." Blickle et al. [1] have reduced this problem to the boolean satisfiability problem. In this paper, we show how to derive boolean functions from these specifications such that the boolean functions are satisfiable iff the specified system has a feasible binding. Therefore, we need some notations: A binding is said to be feasible (see also [1] ) if: 1. Each process is bound to exactly one resource (see also Figure 1 (a)). This leads to the following boolean function which is satisfiable iff (m) contains exactly one mapping edge per process (Here, + denotes the boolean OR and · is the boolean AND):
2. The data dependencies d ∈ D can be handled by the resource graph, i.e., if there is an edge d = (p i , p j ) then either p i and p j have to be performed on the same resource r or on adjacent resources. Consider the example shown in Figure 1(b) . An implication assuring this property is (m 0 + m 1 + m 2 + m 3 + · · · + m n+1 ). This equation needs to be satisfied for each mapping edge:
We define the boolean function b ((m)) = b 1 ((m)) · b 2 ((m)) to test the feasibility of a binding, where b ((m)) = 1 iff the system has a feasible binding. To check if there is at least one feasible binding for a given specification, a SAT solver may be used to solve the following problem 
Fault Tolerance
Checking whether a binding is feasible or whether a partial binding may be completed can be an important task during synthesis, but also in dynamic embedded systems. One application of the above SAT-techniques is therefore the domain of fault tolerance.
Modeling Resource Faults If a resource fails, the allocation (set of used resources in an implementation) may change, where an allocation is said to be feasible if there exists at least one feasible binding for this allocation. As before, we use the term (r) as the coding of an allocation. If resource r i fails, the binary variable r i must be set to zero. All incident mapping edges m j to resource r i should not be used in the binding. We propose a boolean function to deactivate all incident mapping edges. 
k-Bindability A frequent question is how many resources can fail without losing any functionality. We define this number as k-bindability, where k is the maximum number such that any set of k resources is redundant. To check this property using SAT-techniques, we formulate a boolean function f (k) which encodes all system errors with exactly k resource defects. This function depends on |R| auxiliary variables. If exactly k auxiliary variables are zero, we set the corresponding allocation variables r i to zero:
does not impose any constraints on (r) if p > k variables t i are set to false. Now, the k-bindability problem is:
Experimental Results
To evaluate our new approaches, we design a benchmark: An n r1 × n r2 processor grid and a weakly connected random process graph with |P | processes is defined. There is a data dependency between p i and p j with j > i with a probability pb. Furthermore, n m mapping edges are randomly drawn from each process to resources r ∈ R. The most meaningful results (PC with 1.8 GHz) of this benchmark are presented in the following.
Feasibility of Binding We solve Equation (3) for randomly generated specifications. The average results (100 samples) using QSOLVE [2] are shown in Table 1 . Only the more difficult cases of infeasible bindings are documented here. The number of mapping edges is chosen such that feasible as well as infeasible systems are constructed. k-Bindability Table 2 shows the average results (100 samples each) obtained from solving Equation (5) with k = 4, . . . , 1 using the QBF-solver QSOLVE. We have chosen a 4×4 processor grid, different numbers |P | of processes, and fixed parameters n m = 13 and pb = 0.5.
Since we impose only k resources to fail simultaneously, it is not necessary to test 2 |R| assignments to the variables t. QSOLVE automatically avoids searching the branches below variable assignments of (t) with more than k variables t i set to false: After the assignment of any k variables t i to false f (k) reduces to a formula f . The universally quantified variables t i which have not been assigned a value so far are monotonic in f . As a result, QSOLVE searches only those parts of the search space which correspond to tuples (t) having ≤ k variables t i set to false.
Conclusions
We considered the integration of SAT-techniques into the task of system synthesis by reducing the binding problem to quantified boolean formulas and applying the QBF solver QSOLVE. Due to short computation times, these techniques are applicable and helpful during system synthesis and easy to integrate in such design methodologies.
